您好,欢迎访问深圳市鑫科普瑞科技有限公司官方网站!

鑫科普瑞官网英文版 ENGLISH   |    在线留言

鑫科普瑞致力于服务器硬件销售、云终端机,MINI PC,瘦客户机,整机生产制造、系统集成、技术服务、推广应用于一体的高科技企业.

服务器硬件架构供应商专注服务器硬件销售及各种存储的定制化服务

全国咨询热线:0755-23762446
13246665980
产品搜索

产品中心Products

联系方式Contact Us

    深圳市科普瑞科技有限公司
    地址:深圳市龙岗区吉华街道甘坑社区甘李二路8号华通大厦1001
    电话:0755-23762446
              0755-23766771
    手机:13246665980
    邮箱:sales@szxkpr.com
    网址:www.szxkpr.com
海力士

HMA41GR7AFR4N

Power Supply: VDD=1.2V (1.14V to 1.26V) VDDQ = 1.2V (1.14V to 1.26V) VPP - 2.5V (2.375V to 2.75V) VDDSPD=2.25V to 2.75V Functionality and operations comply with the DDR4 SDRAM datasheet 16 internal banks Bank Grouping is applied, and CAS to CAS latency (tCCD_L, tCCD_S) for the banks in the same or different bank group accesses are available Data transfer rates: PC4-2666, PC4-2400, PC4-2133 Bi-Directional Differential Data Strobe 8 bit pre-fetch Burst Length (BL) switch on-the-fly BL8 or BC4(Burst Chop) Supports ECC error correction and detection On-Die Termination (ODT) Temperature sensor with integrated SPD This product is in compliance with the RoHS directive. Per DRAM Addressability is supported Internal Vref DQ level generation is available Write CRC is supported at all speed grades DBI (Data Bus Inversion) is supported(x8) CA parity (Command/Address Parity) mode is supported
  • 产品介绍
  • Power Supply: VDD=1.2V (1.14V to 1.26V)
  • VDDQ = 1.2V (1.14V to 1.26V)
  • VPP - 2.5V (2.375V to 2.75V)
  • VDDSPD=2.25V to 2.75V
  • Functionality and operations comply with the DDR4 SDRAM datasheet
  • 16 internal banks
  • Bank Grouping is applied, and CAS to CAS latency (tCCD_L, tCCD_S) for the banks in the same or different bank group accesses are available
  • Data transfer rates: PC4-2666, PC4-2400, PC4-2133
  • Bi-Directional Differential Data Strobe
  • 8 bit pre-fetch
  • Burst Length (BL) switch on-the-fly BL8 or BC4(Burst Chop)
  • Supports ECC error correction and detection
  • On-Die Termination (ODT)
  • Temperature sensor with integrated SPD
  • This product is in compliance with the RoHS directive.
  • Per DRAM Addressability is supported
  • Internal Vref DQ level generation is available
  • Write CRC is supported at all speed grades
  • DBI (Data Bus Inversion) is supported(x8)
  • CA parity (Command/Address Parity) mode is supported
  • -->
    Copyright © 2024  深圳市鑫科普瑞科技有限公司    地址:深圳市龙岗区吉华街道甘坑社区甘李二路8号华通大厦1001   备案号:粤ICP备18061099号-1   粤公网安备 44030702002569号     技术支持:博盈通  
    线
    咨询热线:
    0755-23762446
    在线客服:
    售前客服
    在线客服
    技术支持
    阿里在线客服
    官方微信站:
    公司官网: www.szxkpr.com